

MODEL NAME : CKF50/CKA50

PCB NO : LA-E992P

BOM P/N :

451A7631L51

451A7631L52

451A7631L01

451A7631L02

# Dell/Compal Confidential

## Schematic Document

KABYLAKE-H


N17E

Firestar/Armani

2017-07-25


Rev: 1.0 (A00)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2011/08/25	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date	Tuesday, July 25, 2017
				Sheet	1 of 77



***ME Hole Location  
Base on ME 0505***

*M/B*



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>DB block diagram</b> <b>LA-E992P</b>	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WHETHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Date: Tuesday, July 25, 2017	Rev 1.0(A00)
				Sheet 3 of 77	

PCI EXPRESS	DESTINATION	USB3	DESTINATION
Lane 1	Alpine Ridge - SP	7	None
Lane 2		8	None
Lane 3		9	None
Lane 4		10	None
Lane 5	LOM		
Lane 6	NGFF - WLAN + BT		
Lane 7	None		
Lane 8	None		
Lane 9	NGFF - SSD	SATA	DESTINATION
Lane 10		0A	NGFF - SSD
Lane 11		1A	None
Lane 12			
Lane 13	None	0B	None
Lane 14	None	1B	HDD
Lane 15	None	2	None
Lane 16	None	3	None

USB2	DESTINATION
1	USB JUSB3 (Left Side)
2	USB JUSB1 (Right Side)
3	USB JUSB2 (Right Side)
4	NGFF - WLAN + BT
5	None
6	None
7	CARD READER
8	Finger Print
9	Touch screen
10	None
11	None
12	CAMERA

USB3	DESTINATION
1	USB JUSB3 (Left Side)
2	USB JUSB1 (Right Side)
3	USB JUSB2 (Right Side)
4	None
5	None
6	None

DDI	DESTINATION
1	Alpine Ridge
2	Alpine Ridge
3	DP to VGA

Board ID	Resistor
X00	10K
X01	17.8K
X02	27K
X03	37.4K
A00	49.9K

Symbol Note :



: means Digital Ground



: means Analog Ground

CLK_PCIE	DESTINATION	CLK_REQ	DESTINATION
0	None	0	None
1	None	1	None
2	LOM	2	LOM
3	NGFF - WLAN + BT	3	NGFF - WLAN + BT
4	None	4	None
5	Alpine Ridge - SP	5	Alpine Ridge - SP
6	NGFF - SSD	6	NGFF - SSD
7	GPU	7	GPU
8	None	8	None
9	None	9	None
10	None	10	None
11	None	11	None
12	None	12	None
13	None	13	None
14	None	14	None
15	None	15	None


Table 1-3. PCH-H HSIO Detail (Lane 1-14)

SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14
H110	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	N/A	N/A	N/A	N/A	N/A	LAN Only	PCIe/ LAN	PCIe	PCIe	PCIe
H170	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe	PCIe
HM170/ HM175	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0/ PCIe	USB 3.0/ PCIe	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe	PCIe
QM170/ QM175	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0/ PCIe	USB 3.0/ PCIe	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe	PCIe
Z170	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0/ PCIe	USB 3.0/ PCIe	USB 3.0/ PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe	PCIe
B150	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	N/A	N/A	N/A	LAN Only	PCIe/ LAN	PCIe	PCIe	PCIe
Q150	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	N/A	LAN Only	PCIe/ LAN	PCIe	PCIe	PCIe
Q170	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0/ PCIe	USB 3.0/ PCIe	USB 3.0/ PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe	PCIe

Table 1-4. PCH-H HSIO Detail (Lane 15-26) (Sheet 1 of 2)

SKU	15 <sup>1</sup>	16 <sup>1</sup>	17	18	19 <sup>1</sup>	20 <sup>1</sup>	21	22	23	24	25	26
H110	PCIe/ LAN	PCIe	N/A	LAN Only	SATA0/ LAN	SATA1	SATA	SATA	N/A	N/A	N/A	N/A
H170	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe	PCIe/ LAN	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe/ SATA	PCIe/ SATA	SATA	SATA	PCIe	PCIe
HM170/ HM175	PCIe/ LAN / SATA0	PCIe/ LAN / SATA1	PCIe	PCIe/ LAN	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe/ SATA	PCIe/ SATA	N/A	N/A	N/A	N/A
QM170/ QM175	PCIe/ LAN / SATA0	PCIe/ LAN / SATA1	PCIe	PCIe/ LAN	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe/ SATA	PCIe/ SATA	N/A	N/A	N/A	N/A
Z170	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe	PCIe/ LAN	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe	PCIe
B150	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe	PCIe/ LAN	SATA0	SATA1	SATA	SATA	SATA	SATA	N/A	N/A
Q150	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe	PCIe/ LAN	PCIe/ LAN / SATA0	PCIe/ SATA1	SATA	SATA	SATA	SATA	N/A	N/A
Q170	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe	PCIe/ LAN	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe	PCIe

HSIO Multiplexing on PCH-H











eSPI Virtual Wires (VW) (Sheet 1 of 2)

Virtual Wire	PCH Pin Direction	Reset Control	Pin Retained in PCH (For Use by Other Components)
SUS_STAT#	Output	ESPI_RESET#	No
SUS_PWRDN_ACK	Output	ESPI_RESET#	No
PLTRST#	Output	ESPI_RESET#	Yes
PME#	Input	ESPI_RESET#	No
WAKE#	Input	ESPI_RESET#	No
SMI#	Input	PLTRST#	N/A
SCI#	Input	PLTRST#	N/A
RCIN#	Input	PLTRST#	No
SLP_A#	Output	ESPI_RESET#	Yes


eSPI Virtual Wires (VW) (Sheet 2 of 2)

Virtual Wire	PCH Pin Direction	Reset Control	Pin Retained in PCH (For Use by Other Components)
SLP_S3#/SLP_S4#/ SLP_S5#/SLP_LAN#/ SLP_WLAN#	Output	DSW_PWROK	Yes







Pilot  
Change RH533, RH534, RH535, RH536  
to 0ohm 0402 short-pad footprint.



<9> CFG[0..19]



Pilot  
Change RH538, RH537, RH539 to  
0ohm 0402 short-pad footprint.









## CFG Straps for Processor

Stall reset sequence after CPU PLL lock until de-asserted

CFG0	★ 1 = (Default) Normal Operation; No stall. 0 = Stall.
------	---



PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition ★ 0: Lane Reversed
------	--



Display Port Presence Strap

CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port ★ 0 : Enabled; An external Display Port device is connected to the Embedded Display Port
------	--



PCIe Port Bifurcation Straps




CFG[6:5]	★ 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled
----------	--






If change to x8, need change setting.


PEG DEFER TRAINING



CFG7	★ 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training
------	---





Reserve for ESD











Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	PROCESSOR(6/7) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date:	Tuesday, July 25, 2017
				Sheet	11 of 77





Security Classification		Compal Secret Data											
Issued Date		2011/08/25		Deciphered Date		2012/07/25		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								<b>PROCESSOR(2/7) PM,XDP,CLK</b>					
								Document Number		LA-E992P		Rev 1.0(A00)	
								Date: Tuesday, July 25, 2017		Sheet 12 of 77			
								Customer					







Security Classification		Compul Secret Data		<b>Compul Electronics, Inc.</b> <b>DDRIII DIMMB</b> Document Number <b>LA-E992P</b>	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF OR REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPUL ELECTRONICS, INC. NEVERTHELESS, THIS SHEET NOT BE THE INFORMATION IT CONTAINING MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.				Date:	15 of 22
				Tuesday, July 30, 2012	






**DVT1.0**  
Change RH557 BS to AMN@.  
Change RH558 BS to FSTR@.

PROJECT ID	PROJECT ID1 (GPP_G22)	TPM ID	PROJECT ID2 (GPP_G23)
Firestar	0	SW TPM	0
Armani	1	HW TPM	1

### DisplayPort\* Disabling and Termination Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
Port B	DDPB_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port C	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port D	DDPD_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect




**INTRUDER#** RH143 1 2 1M 0402 5% +RT0VCC


*Pilot Change DH1 footprint to AZ5125-01HPR7G\_SOD523-2*

**TOUCHPAD\_INTR#** 2 DH1 1 PTP\_INT# PTP\_INT# <26,36>



RB751S40T1G\_SOD523-2  
AZ5125-01HPR7G\_SOD523-2



**DVT2.0**  
**Change RH101 to 0ohm 0402 short-pad footprint.**




**DVT1.0**  
**Change UH8 to SA000060300 due to SA00005VV10 and SA00008KK00 EOL**











*Close to UH8*

***SPI ROM***

Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	<b>PCH (2/8) SMBUS, CLK, SPI, LPC</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RABBIT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P (Rev 1.4)	
				Date:	Tuesday, July 25, 2017	Sheet










GPU ID	GPU ID2 (GPP_D6)	GPU ID1 (GPP_D5)
N/A	0	0
N17P-G0	0	1
N17E-G1	1	0
N17P-G1	1	1

<p>RH552 UMA@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>	<p>RH551 N17P_G0@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>	<p>RH552 N17E_G1@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>	<p>RH551 N17P_G1@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>
<p>RH554 UMA@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>	<p>RH554 N17P_G0@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>	<p>RH553 N17E_G1@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>	<p>RH553 N17P_G1@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	PCH (3/8) DMI, FDI, PM, GFX, DP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docuement Number	Rev 1.0	
				LA-E992P		
Date:	Tuesday, July 25, 2017	JSheet	18	of	77	












PHASE ID	PHASE ID2 (GPP_C13)	PHASE ID1 (GPP_C12)
EVT	0	0
DVT1	0	1
DVT2	1	0
Pilot	1	1



























**DVT2.0**  
Change RZ70 to 0ohm 0805 short-pad footprint.




**DVT2.0**  
Change RH137, RH124, RH123, RH122 to 0ohm 0603 short-pad footprint.





**DVT2.0**  
Change RH543 to 0ohm 0402 short-pad footprint.

**DVT2.0**  
Change RH544 to 0ohm 0402 short-pad footprint.












**DVT2.0**  
Change RH493 to 0ohm 0603 short-pad footprint.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	PCH (6/8) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date	Tuesday, July 25, 2017
				Sheet	21 of 77



**Main Func = Audio**



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/07/15	Deciphered Date	2016/07/31	Title	CODEC ALC3246	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAEP. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				228	Document Number	Rev 1.4(A00)
				LA-E992P		
Date: Tuesday, July 25, 2017				Sheet	23	of 77



## Main Func = Audio

**Layout Note:**  
Speaker trace width >40mil @ 2W4ohm speaker power


*Need to check Speaker pin define*

*Speaker*



CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-



**Universal Jack**




**SINGA\_2SJ3095-106111F**




Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date	2015/07/15	Deciphered Date	2016/07/31	Title	<b>SPKR/JACK</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					<b>LA-E992P</b>	1.0(A00)
Date: Tuesday, July 25, 2017				Sheet	24	of 77


### *Fuse for Backlight*



### ***Connector for Keyboard Backlight***




### *Lid Switch*



**Pilot**  
Change UE3 from SA00009CB00 TCS40DLR to SA0000AO500 YB8251PST23

### ***Connector for Keyboard***




**DVT1.0**  
**Change to symbol ACES\_50699-03001-P01**

**Connector for Touch Finger Print module. (Cancel)**


**DVT1.0**  
**Remove Finger print connector and component.**

Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2011/06/02		Deciphered Date		2013/10/28		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								KB/Lid/Finger Print					
								Document Number		LA-E992P		Rev 14(A00)	
								Date: Tuesday, July 25, 2017		Sheet 25 of 77			


## Touch pad



## RTC Battery non- Charge Function




## PWM FAN



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		FAN/TP/KB/PWR SW	
		Date		Tuesday, July 25, 2017	
		Sheet		26 of 77	



## Thermal Sensor




REMOTE1,2 (+/-) :  
Trace width/space:10/10 mil  
Trace length:<8"


Address 1001\_101xb

2nd source  
SA000029210-->EMC1403-2-AIZL-TR

## OTP Thermistor





Main SL200000U00 S THERM\_100K +-1% TSM0B104F4251RZ 0402 Thinking  
2nd SL200001J00 S THERM\_100K +-1% ERTJ0ER104F 0402 Panasonic  
3rd SL200000V00 S THERM\_100K +-1% NCP15WF104F03RC 0402 MURATA




## TPM


**DVT1.0**  
Add RTPM5 BOM option for LA-E991P and LA-E992P EA difference.





**DVT1.0**  
Change TPM to NPCT650VBCYX with new FW version.




**DVT2.0**  
Change RTPM11 to 0ohm 0402 short-pad footprint.



**DVT2.0**  
Change RTPM6 to 0ohm 0402 short-pad footprint.




Place CZ95,CZ96 as close as UTPM.1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	Thermal Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date	Tuesday, July 25, 2017
				Sheet	27 of 77

M.2 Key-E (WLAN + BT)



Key-E Debug Card Socket



	Standard NGFF pin define	Debug Card NGFF pin define
3.3VAUX	2, 4, 72, 74	2, 4, 56, 58
GND	1, 7, 18, 33, 39, 45, 51, 57, 63, 69, 75	1, 7, 10, 17, 23, 29, 35, 41, 47, 53, 59
NGFF_UART_TX	22	14
NGFF_UART_RX	32	16
EC_TX_P80DATA	38	22
EC_RX_P80CLK	40	24
PLT_RST#	52	36
NGFF_I2C_DATA	58	42
NGFF_I2C_CLK	60	44

# M.2 Key-M (SSD)

Pilot  
Change RZ36 to 0805  
0ohm short-pad footprint.

PCIe SSD

SATA SSD








Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	SSD/HDD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-E992P	1.0(A00)
				Date: Tuesday, July 25, 2017	Sheet 29 of 77

For Dell Review only

Reserved

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/07/04	Deciphered Date	2013/10/28	Title	Reserved
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-E992P	1.0 (A00)
Date: Tuesday, July 25, 2017				Sheet 30 of 77	







Security Classification		Compal Secret Data		Title	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	USB conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Tuesday, July 25, 2017
				Document Number	LA-E992P
				Rev	1.0(A00)
				Sheet	32 of 77



# LOM + RJ45


+LAN\_IO rising time : >1ms and <100ms

DVT2.0  
Remove DL1, DL2




DVT2.0  
Change RL2, RL43 to 0ohm 0402  
short-pad footprint.

SA000080P00



Main SP050006800 S X'FORM\_NS892407 1G MHPC  
2nd SP050006B10 S X'FORM\_GST5009-E LF LAN BOTHHAND  
3rd SP050006F00 S X'FORM\_IH-160 LAN TAIMAG


DVT2.0  
Change SP050006800 as main source.



Place close to MCT pin

EMI@ CL33  
10P\_1206\_2KV8J

DVT2.0  
Remove SP050009200  
BOM option.



DC23400DT00

## 6.8. GPO Pin


Table 8. GPO Pin

Symbol	Type	Pin No	Description
GPO/LED1	I/O	26	General Purpose Input/Output Pin (1.8V/3.3V compatible input, 3.3V output only). The setting is changed from the register. Only one function (LED1 or GPIO) may be selected at one time (default: LED1). Power Saving Feature: Output pin. Link OK Feature: Output pin. PHY Disable Mode (active low): Input pin.


Note: The LED1 pin can be changed to a GPO pin. The setting is changed from the register. Only one function (LED1 or GPIO) may be selected at one time (Default: LED1).

Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2013/08/01	Deciphered Date	2014/07/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	LA-E992P
Date	Tuesday, July 25, 2017	Sheet	33 of 77


Card Reader



# Main Func = DP to VGA Converter





## CRT RGB CRT H/VSYNC CRT SMBUS




## DVT 1.0 Change LVGA1, LVGA2, LVGA3 BS to VGA@EMI@.

## DVT 1.0 Change CVGA23, CVGA24 BS to VGA@EMI@.



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2015/09/01		Deciphered Date		2016/09/01		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								DP to VGA Converter					
								Size		Document Number		Rev	
								Custom		LA-E992P		1.0(A00)	
Date:		Tuesday, July 25, 2017				Sheet		35 of 77					




Note:

The LPC Interface signals require the VTR\_33\_18 power pin to be connected to the 3.3V VTR rail.  
The eSPI interface signals require the VTR\_33\_18 power pin to be connected to the 1.8V rail. The GPIO signals on these pins may operate at either 1.8V or 3.3V.

- GPIO061/LPCPD#/ESPI\_RESET#
- VTR\_33\_18
- GPIO063/SER\_IRQ/ESPI\_ALERT#
- GPIO004/LRESET#
- GPIO004/PCI\_CLK/ESPI\_CLK
- GPIO004/PCI\_CLK/ESPI\_CS#
- GPIO040/LAD0/ESPI\_I0
- GPIO041/LAD1/ESPI\_I01
- GPIO042/LAD2/ESPI\_I02
- GPIO043/LAD3/ESPI\_I03
- GPIO067/CLKRUN#

## Debug Connector





Security Classification	2015/07/15	Compal Secret Data	2016/07/31
Issued Date	2015/07/15	Deciphered Date	2016/07/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			
Compal Electronics, Inc.		EC MEC1404	
LA-E992P		Date: Tuesday, July 25, 2017	
Sheet		36 of 77	








## LCD backlight PWR CTRL




### CCD +DMIC Circuit



**Need to check pin define  
CCD +DMIC Connector**





***eDP & TS Conn.***




**SP01001BT00**

**Pilot**  
**Change RI1, RI2 footprint to R\_0402-NPM**



**DVT2.0**  
**Change RV566 to 0ohm 0402 short-pad footprint.**




Security Classification		Compal Secret Data		<div>Compal Electronics, Inc.</div>	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	<div>eDP /TS conn.</div>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RDP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				<div>LA-E992P</div>	1(A00)
Date:		Tuesday, July 25, 2017		Sheet	36 of 77






+3VALW  
RT97 1 2 0.0402 5%  
Pilot  
Change RT97 to 0ohm  
0402 short-pad footprint.

+3VALW  
RT95 1 2 0.0603 5%  
+3VS\_TBT\_SX  
RT124 1 TBT@ 2 0.0603 5%  
Follow Berlinda







**+5VALW to +5VS**  
**+3VALW to +3VS**



**Close UZ1**




**+VCCST Load Switch**




**Pilot**  
**Change RZ66 to 0603 0ohm**  
**short-pad footprint.**

**SA00007XR00**  
**4.4mohm/6A**  
**TR=12.5us@Vin=1.05V**



**DVT1.0**  
**Add RZ111 connect to SIO\_SLP\_S4#**  
**Add RZ112(@) connect to SIO\_SLP\_S3#**  
**Add net VCCST\_EN**


**eDP Load Switch**



**Pilot**  
**Change RZ35 to 0603 0ohm**  
**short-pad footprint.**

**DVT1.0**  
**Change DV3 to SCS00003800.**


**B+ Discharge**




**DVT1.0**  
**Change QZ13 to SB000000ZU00**

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	SYS DC/DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
Date: Tuesday, July 25, 2017				Sheet	42 of 77


## +VCCSTG Load Switch




## +1.2V\_DDR Enable



## +VCCPLL\_OC Load Switch



## +VCCIO Enable




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	DC/DC/S0iX/CS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
Date:	Tuesday, July 25, 2017	Sheet	43	of	77








Timing diagram for TMDS signals. The diagram shows the relationship between the transmitter (TX) and receiver (RX) for various TMDS signals. The signals are: TMDS\_T\_TXCP, TMDS\_T\_TXCN, TMDS\_T\_TXOP, TMDS\_T\_TXON, TMDS\_T\_TXIP, TMDS\_T\_TXIN, TMDS\_T\_TX2P, and TMDS\_T\_TX2N. The signals are shown as red lines with a blue waveform. The signals are labeled with their respective driver (RV554, RV557, RV562, RV565) and receiver (RV609, RV610, RV611, RV612, RV613, RV614, RV615, RV616) and the associated timing parameters (delay, rise time, and slew rate).

Signal	Driver	Receiver	Delay (ps)	Rise Time (ps)	Slew Rate (V/ns)
TMDS_T_TXCP	RV554 @EMI@ 300_0402_5%	RV609 1 EMI@ 2 2.2 0402 1%	1	2	2.2
TMDS_T_TXCN	RV554 @EMI@ 300_0402_5%	RV610 1 EMI@ 2 2.2 0402 1%	1	2	2.2
TMDS_T_TXOP	RV557 @EMI@ 300_0402_5%	RV611 1 EMI@ 2 2.2 0402 1%	1	2	2.2
TMDS_T_TXON	RV557 @EMI@ 300_0402_5%	RV612 1 EMI@ 2 2.2 0402 1%	1	2	2.2
TMDS_T_TXIP	RV562 @EMI@ 300_0402_5%	RV613 1 EMI@ 2 2.2 0402 1%	1	2	2.2
TMDS_T_TXIN	RV562 @EMI@ 300_0402_5%	RV614 1 EMI@ 2 2.2 0402 1%	1	2	2.2
TMDS_T_TX2P	RV565 @EMI@ 300_0402_5%	RV615 1 EMI@ 2 2.2 0402 1%	1	2	2.2
TMDS_T_TX2N	RV565 @EMI@ 300_0402_5%	RV616 1 EMI@ 2 2.2 0402 1%	1	2	2.2



Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	<b>HDMI</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					<b>LA-E992P</b>	1.0 (A00)
				Date:	Tuesday, July 25, 2017	Sheet 45 of 77





	22uF	10uF	4.7uF	1uF	0.1uF
PEX_DVDD	1	1	2	4	
PEX_HVDD	1	2	2	4	

Function Description




GPIO Number	I/O	GPIO Name	Function Description
GPIO0	O	NVDD_PWM	PWM Output to control NVDD(0 to 1V8 PWM output)
GPIO1	O	GC6M-GC6_FB_EN	FB Enable for GC6 2.1
GPIO2	I	GC6M-GPU_EVENT*/WAKE*	GPU wake signal for GC6 2.1
GPIO3	O	NVDDDS_PWM	For MAX-C detection.
GPIO4	O	GC6M-1V8_MAIN_EN	GPU power sequencing for GC6 2.1
GPIO5	I	FRM_CLK*	Active low Frame Lock
GPIO6	O	NVDD_PSI*/NVDDDS_PSI*	Phase Shedding(Optional, check with VR Spec)
GPIO7	O	LCD_BL_PWM	Panel Backlight enable control signal to turn on a logo LED
GPIO8	O	MEM_VDD_CTL	Memory voltage control
GPIO9	I/O	THERM_ALERT*	Active Low Thermal Alert
GPIO10	O	MEM_VREF_CTL	Memory VREF Control
GPIO11	O	LCD_VDD	Panel Power enable(100 kD PD)
GPIO12	I	PWM_LEVEL	AC power detect for PWR supply overdraw input
GPIO13	O	LCD_BLEN	LCD Panel Backlight
GPIO14	I	HPD_IPFA*	Hot Plug Detect for IPFA(Inverted input)
GPIO15	I	HPD_IPFB*	Hot Plug Detect for IPFB(Inverted input)
GPIO16	O	GC6M-SYS_PEX_RST_MON*	System side PCIe reset monitor
GPIO17	I	HPD_IPFD*	Hot Plug Detect for IPFD(Inverted input)
GPIO18	I	HPD_IPFE*	Hot Plug Detect for IPFE(Inverted input)
GPIO19	O	3D_VISION_STEREO	3D Vision I/R Signal
GPIO20	I/O	GC6_MGDE	Phase Shedding(Optional, check with VR Spec.
GPIO21	I/O	RASTER_SYNC0	Input when master GPU or Output when Slave GPU(100K PD)
GPIO22	I/O	SWAP_RDY0 or SWAPRDY_IN	SLI SWAP READY OUT
GPIO23	O	GC6M-GPU_PEX_RST_HOLD*	GPU PCIe self-reset control
GPIO24	I	HPD_IPFE*	Hot Plug Detect for IPFE(Inverted input)
GPIO25	I/O	UNUSED	
GPIO26	I/O	UNUSED	
GPIO27	I	HPD_IPFC*	Hot Plug Detect for IPFC(Inverted input)
GPIO28	I	OC_WARN*/JHT	Over current throttling trigger
GPIO29	I	EDPC_OUTPUT_CAP	Input from power supply(0 to 1V8)
GPIO30	I/O	UNUSED	

Security Classification	Compal Secret Data		Title	
Issued Date	2016/01/06	Deciphered Date	2016/09/18	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			N17E-G1(1/6) PCIE,GPIO	
			LA-E992P	







	22uF	10uF	4.7uF	1uF	0.1uF
FBx_PLL_AVDD					4




	470uF	22uF	10uF	4.7uF	1uF	0.1uF
FBVDDQ	9	12		24		



Security Classification		Compal Secret Data		Title
Issued Date	2015/09/18	Deciphered Date	2016/09/18	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				N17E-G1(4/6) Power
Document Number	LA-E992P	Rev	1.00	
Date	2015.09.25	Sheet	49	of 77










Table 5.4 Display Link to SORx\_EXPOSED Mapping for Down Designs

Total Display Links (HDMI, DP or DVI)			See This Row of Table 5.5	
Total Enabled for Audio (HDMI, DP or DVI)				
Is IFPD used? (Only supports eDP.)				
3	2	YES	12	
2	2	NO	12	
2	1	YES	8	
1	1	NO	8	



Row Index	Strap Pins see Note			Resulting SORx_EXPOSED Enablements			
	ROM_SO	ROM_SI	ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
8	H	H	H	ENABLED	disabled	disabled	disabled

SMB_ALT_ADDR	
Low	Single GPU
High	Dual GPU


DEVID_SEL	
Low	Original Device ID
High	Re-brand Device ID

VGA_DEVICE	
Low	3D Device
High	VGA Device

PCIE_CFG	
Low	Normal signal swing
High	Reduce the signal amplitude



10/25 Need check high(SOIC or WSON)



	47uF	22uF	10uF	4.7uF	1uF	0.1uF
VID_PLLVDD	1		1			1
SP_PLLVDD		1				
GPCPLL_AVDD					6	


N17E-G1 VRAM	Strap0	Strap1	Strap2	Strap3	Strap4	Strap5	RAMCFG
SAMSUNG , K4G80325FB-HC25	L	L	L	H	L	L	0
MICRON , MT51J256M32HF-80-A	H	L	L	H	L	L	1
HYNIX , H5GQ8H24MJR-R4C	L	H	L	H	L	L	2

Table 2. N17E-G1 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V and 1.55V <sup>2</sup>	Samsung	K4G80325FB-HC25	B-die	0x0	8 Gbps	N/A	Full	Production ready
		1.35V and 1.5V <sup>2</sup>	Micron	MT51J256M32HF-80-A	A-die	0x1	8 Gbps	N/A	Full	Production ready
		1.35V and 1.5V <sup>2</sup>	Hynix	H5GQ8H24MJR-R4C	M-die	0x2	8 Gbps	N/A	Full	Post production ready


Table 3. RAMCFG

Strap Pins see Note			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x000)
L	L	H	1 (0x001)
L	H	L	2 (0x002)
L	H	H	3 (0x003)
H	L	L	4 (0x004)
H	L	H	5 (0x005)
H	H	L	6 (0x006)
H	H	H	7 (0x007)
L	L	M	8 (0x008)
L	M	L	9 (0x009)
L	M	H	10 (0x00A)
L	M	M	11 (0x00B)
M	L	L	12 (0x00C)
M	L	H	13 (0x00D)






# GDDR5\_C




MEM_VREF levels	Termination Enable
70% of rail	Termination Enable
50% of rail	Termination Disable




VDD/VDDQ	22uF	10uF	1uF
	10	12	36

# GDGR5\_C




MEM_VREF levels	Termination Enable
70% of rail	Termination Enable
50% of rail	Termination Disable




VDD/VDDQ	22uF	10uF	1uF
	10	12	36

# GDGR5\_C




MEM_VREF levels	Termination Enable
70% of rail	Termination Enable
50% of rail	Termination Disable



VDD/VDDQ	22uF	10uF	1uF
	10	12	36

# GDGR5\_C




MEM_VREF levels	Termination Enable
70% of rail	Termination Enable
50% of rail	Termination Disable



VDD/VDDQ	22uF	10uF	1uF
	10	12	36

# GDGR5\_C



MEM_VREF levels	Termination Enable
70% of rail	Termination Enable
50% of rail	Termination Disable



VDD/VDDQ	22uF	10uF	1uF
	10	12	36






MODEL NAME : CKF50/CKA50  
PCB NO : LA-E992P

Bom  
Structure




PCB CKA50 LA-E992P LS-E992P/E993P 02  
DAZZ21J00310


CPU




R1  
KBL-H\_QLM5  
SA0000AD70L



R1  
KBL-H\_QLM7  
SA0000AD80L



R3  
KBL-H\_SR32Q  
SA0000AD72L



R3  
KBL-H\_SR32S  
SA0000AD82L

PCH



PCH\_QLF9  
SA0000ADB0L



PCH\_SR30W  
SA0000ADB2L

GPU



N17E-G1-A1  
SA00009PM1L

Samsung 6G X7673331L07 : S6G@



K4G80325FB-HC25  
S6G@  
SA00009TA1L



K4G80325FB-HC25  
S6G@  
SA00009TA1L



K4G80325FB-HC25  
S6G@  
SA00009TA1L



K4G80325FB-HC25  
S6G@  
SA00009TA1L



K4G80325FB-HC25  
S6G@  
SA00009TA1L



K4G80325FB-HC25  
S6G@  
SA00009TA1L



100K\_0402\_1%  
S6G@  
SD034100380



100K\_0402\_1%  
S6G@  
SD034100380



100K\_0402\_1%  
S6G@  
SD034100380

Micron 6G X7673331L09 : M6G@



MT51J256M32HF-80-A  
M6G@  
SA00009T11L



MT51J256M32HF-80-A  
M6G@  
SA00009T11L



MT51J256M32HF-80-A  
M6G@  
SA00009T11L



MT51J256M32HF-80-A  
M6G@  
SA00009T11L



MT51J256M32HF-80-A  
M6G@  
SA00009T11L



MT51J256M32HF-80-A  
M6G@  
SA00009T11L



100K\_0402\_1%  
M6G@  
SD034100380



100K\_0402\_1%  
M6G@  
SD034100380



100K\_0402\_1%  
M6G@  
SD034100380

Hynix 6G X7673331L08 : H6G@



H5GQ8H24MJR-R4C  
H6G@  
SA00009TM1L



H5GQ8H24MJR-R4C  
H6G@  
SA00009TM1L



H5GQ8H24MJR-R4C  
H6G@  
SA00009TM1L



H5GQ8H24MJR-R4C  
H6G@  
SA00009TM1L



H5GQ8H24MJR-R4C  
H6G@  
SA00009TM1L



H5GQ8H24MJR-R4C  
H6G@  
SA00009TM1L



100K\_0402\_1%  
H6G@  
SD034100380



100K\_0402\_1%  
H6G@  
SD034100380



100K\_0402\_1%  
H6G@  
SD034100380

X43	431A7631L51	431A7631L52	431A7631L01	431A7631L02
	SMT MB AE992 CKF50 KBL I5 N17EG1 6G	SMT MB AE992 CKF50 KBL I7 N17EG1 6G	SMT MB AE992 CKA50 KBL I7 N17EG1 PTT 6G	SMT MB AE992 CKA50 KBL I5 N17EG1 PTT 6G
PCB P/N	PCB@	V	V	V
Project ID	AMN@	V	V	V
	FSTR@	V	V	V
	I5_MP@	V	V	V
CPU P/N	I7_MP@	V	V	V
	I5_QLM7@	V	V	V
	I7_QLM5@	V	V	V
PCH P/N	SR30W@	V	V	V
	QLF9@	V	V	V
GPU ID	UMA@	V	V	V
Model ID	N17P_G0@	V	V	V
	N17P_G1@	V	V	V
	N17E_G1@	V	V	V
N17E GPU	N17E@	V	V	V
Phase ID	EVT@	V	V	V
Board ID	DVT1@	V	V	V
	DVT2@	V	V	V
	PILOT@	V	V	V
TBT	TBT@	V	V	V
TPS55982D	PD@	V	V	V
PS8409	PS8409@	V	V	V
DIP to VGA	VGA@	V	V	V
Free Fall sensor	FFS@	V	V	V
TPM	TPM@	V	V	V
	NON_TPM@	V	V	V
E991/E992	991@TPM@	V	V	V
TPM Option	992@TPM@	V	V	V
USB3.0 re-driver	PARADE@	V	V	V
	PERICOM@	V	V	V
Touch Screen	TS@	V	V	V
XDP	XDP@	V	V	V
Debug LED&Button	DEBUG@	V	V	V
USB Port 100u Cap	RS24@	V	V	V
Connector	CONN@	V	V	V
Reserve	@N17E@	V	V	V
	@PS8409@	V	V	V


X4E	X4EA7631L51	X4EA7631L01
	SMT EMC FOR EE N17E AE992 CKF50	SMT EMC FOR EE N17E AE992 CKA50
Touch FP with power button	FP1@EMI@	V
	FP1@ESD@	V
General EMI	EMI@	V
General ESD	ESD@	V
TBT	TBT@EMI@	V
	TBT@ESD@	V
PD-TPS55982D	PD@ESD@	V
Touch Screen	TS@EMI@	V
	TS@ESD@	V
RF	RF@	V
VGA EMI	VGA@EMI@	V
991 FCH SPI CLK	991@EMI@	V
992 FCH SPI CLK	992@EMI@	V
Reserve	@EMI@	V
	@ESD@	V
	@RF@	V
	@TS@EMI@	V

X76	X7673331L07	X7673331L08	X7673331L09
	ALT. GROUP PARTS SAMSUNG 6G VRAM CKA50	ALT. GROUP PARTS HYNIX 6G VRAM CKA50	ALT. GROUP PARTS MICRON 6G VRAM CKA50
S6G@	√		
H6G@		√	
M6G@			√




For Dell review only

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/10	Deciphered Date	2014/05/01	Title	NOTE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-E992P	1.4(A00)
Date: Tuesday, July 25, 2017		Sheet 57 of 77			







	TYP	MAX	
Rdc :	15mohm	16.5mohm	
	TYP	MAX	
H/S Rds (on) :	8.2mohm	10.5mohm	
L/S Rds (on) :	8.2mohm	10.5mohm	

$$1.88A + 3.71A = 5.59A$$

<36,64,65> PRIM\_PWRGD\_R

$$V_{out} = V_{FB} * (1 + R_{top}/R_{bot})$$
$$V_{FB} = 2V$$

	TYP	MAX
Rdc	14mohm	15mohm


	TYP	MAX
Rdc :	14mohm	15mohm

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/2/11	Deciphered Date	2014/2/11	Title	PWR-3.3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.4(X02)
				LA-E992P	
Date:	Tuesday, July 25, 2017	Sheet	61	of	77

Input Current: 0.935A  
 $1.2V \times 7.95A / 0.85 / 12V = 0.935$

Pin19 need pull separate from +1.2VP.  
 If you have +1.2V and +0.6V sequence question,  
 you can change from +1.2VP to +1.2VS.

0.6VSP  
 TDC 1.05A  
 Peak Current 1.5A



1.2VP  
 TDC=7.95A  
 Ipeak=11.356A  
 OCP=15A  
 Switching Frequency: 550kHz  
 TYP MAX  
 DCR : 6.7mohm 7.4mohm

OVP: 110%~120%  
 VFB=0.75V, Vout=1.2V  
 TYP MAX  
 H/S Rds(on) : 22.7mohm 32mohm  
 L/S Rds(on) : 13mohm 15.8mohm

Mode	Level	+0.6VSP	VTTREF_1.2V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off

$R_{ILMT} = I_{LIMIT} \times R_{on} / 10\mu A$   
 where  $R_{ILMT} = PR201 = 20.5K$ ,  $R_{on} = 15.8m$   
 $\Rightarrow I_{LIMIT} = 15A$


Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2015/09/18				Title			
Deciphered Date				2016/09/18				PWR-1.2VP/0.6VSP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date				Tuesday, July 25, 2017			
								Sheet 62 of 77			



Input Current:0.42A

$2.5 \times 0.428 = 1.07W$

$1.07 / 0.85 / 3 = 0.42A$



+2.5V\_MEM  
TDC 0.428A  
Peak Current 0.612A  
OCP Current 3.5A


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	PWR +2.5V_MEM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date	Tuesday, July 25, 2017
				Sheet	63 of 77

Input Current: 0.42A  
 $1V \cdot 4.2805A / 0.85 / 12V = 0.42$

+1VALW
TDC 4.2805A
Peak Current 6.115A
OCF current 9A
FSW=500KHz
TYP                  MAX
DCR: 6.7mohm      7.4mohm

IL=1.9A@19.5V  
ripple=7.3mV@19.5V

+1VALWP ○ 1 2 ○ +1VALW



The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high.

! PWR.Plane.Regulator(35.25), Support component(35.26)


Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>PWR-1VALWP</b> Document Number <b>LA-E991P</b>	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	Rev 0.3/
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITIVE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Tuesday, July 25, 2017
				Sheet	64 of 77

Input Current: 0.227A

$$1.8 \times 1.289 / 0.85 / 12V = 0.227A$$

+1.8VSP  
TDC 1.289A  
Peak Current 1.842A  
OCP current 6A  
FSW=500KHz  
TYP MAX  
DCR: 24mohm 27mohm


Input 0.7A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	PWR +1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date	Tuesday, July 25, 2017
				Sheet	65 of 77








+NVVDD1  
TDC 70A  
Peak Current 160A  
OCP=210A  
DCR:0.98mohm +-5%  
MAX  
H/S Rds(on):4.8mohm  
L/S Rds(on):1.3mohm

Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	PWR +NVVDD1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-E992P	
				Date	Tuesday, July 25, 2017
				Sheet	68 of 77



Input Current: 2.074A  
 $1.35V \times 15.67A / 0.85 / 12V = 2.074A$



N17E-G2/-G1 MAX-Q:  
P0:4004MHz,FBVDD=1.55V/1.50V  
P2:3802MHz,FBVDD=1.55V/1.50V  
P3:3003MHz,FBVDD=1.35V  
P5:810MHz,FBVDD=1.35V  
Idle (P8) :405MHz,FBVDD=1.35V

If MEM\_VDD\_CTL high:  
 $R_a = 47.5 \text{ Kohm}$ ,  $R_b = 10.5 \text{ Kohm}$   
 $R_a // R_b = 8.599 \text{ kohm}$   
 $V_{out} = 0.704 * (1 + (9.76 / 8.599)) = 1.503 \text{ V}$

If MEM\_VDD\_CTL low:  
 $V_{out} = 0.704 * (1 + (9.76/10.5)) = 1.358V$

If MEM\_VDD\_CTL high:  
 $R_a = 35.7 \text{ Kohm}$ ,  $R_b = 10.5 \text{ Kohm}$   
 $R_a / R_b = 8.114 \text{ kohm}$   
 $V_{out} = 0.704 * (1 + (9.76 / 8.114)) = 1.5508 \text{ V}$

If MEM\_VDD\_CTL low:  
 $V_{out} = 0.704 * (1 + (9.76/10.5)) = 1.358V$


BOM config	GPU type	VRAM memory	VRAM vender	RVL	PR809	PR812	PR807
X7673331L07	N17E-G1 MAXQ	256Mx32	Samsung	1.35V & 1.55V	10.5K	35.7K	9.76K
X7673331L08	N17E-G1 MAXQ	256Mx32	Hynix	1.35V & 1.55V	10.5K	35.7K	9.76K
X7673331L09	N17E-G1 MAXQ	256Mx32	Micron	1.35V & 1.5V	10.5K	47.5K	9.76K

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/2/11	Deciphered Date	2014/2/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-1.35VDRAM		
				Size	Document Number	Rev
				LA-E992P		
Date: Tuesday, July 25, 2017				Sheet	69	of 77

+NVVDD1

+NVVDD  
470uF X 1  
330uF X 2  
47uF\_0805 X 3  
22uF\_0805 X 4  
10uF\_0603X 15  
1uF\_0402 X 65


Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2015/09/18		Deciphered Date		2016/09/18		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								VGA DECOUPLING					
								Sheet		Document Number		Rev	
										LA-E992P		0.3(X02)	
								Date:		Tuesday, July 25, 2017		Sheet 70 of 77	



Input Current: 7A  
1.5V\*47.6A/0.85/12V=7

+VCC\_CORE  
TDC PL2 :50A  
Peak Current 70A  
OCP Current 82A  
DCR 0.66mohm +/-7%  
Load Line 1.8mV/A


TDC PL2 refer to EDS REV1.5




Security Classification	Compal Secret Data		Title	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-E992P
				Date: Tuesday, July 25, 2017
				Sheet 72 of 77

Input Current: 5.66A  
 $1.5V \times 38.5A / 0.85 / 12V = 5.66$

```
+VCC_GT
TDC PL2 :25A
Peak Current 55A
OCP Current 66A
DCR 0.66mohm +/-7%
Load Line 2.65mV/A
```




PR5211	pin1	要	接	到	PR5221	pin2
PR5222	pin1	要	接	到	PR5209	pin2




```
+VCC_SA
TDC PL2 :10A
Peak Current 11.1A
OCP Current 13.32A
DCR 6.2mohm +/-5%
Load Line 9.1mV/A
```

Input Current: 0.8A  
 $1.05V \times 7.77A / 0.85 / 12V = 0.8$



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	PWR VCORE +VCCGT,+VCCSA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-E992P	
Date: Tuesday, July 25, 2017				Sheet	73 of 77

Input Current: 0.358A  
 $0.95 \times 3.85 = 3.6575W$   
 $3.6575 / 0.85 / 12V = 0.358A$




The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high.

+VCCIO (0.95V)  
TDC 3.85 A  
Peak Current 5.5 A  
OCP Current 9 A Fix by IC  
FSW:500KHz  
TYP MAX  
DCR 24.0mohm 27.0mohm


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	PWR +VCCIO
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.4 (202)
				Date:	Tuesday, July 25, 2017
				Sheet	74 of 77




+VCC\_CORE  
330uF\*1  
220uF\*2  
22uF\*15  
1uF\*6  
.1uF\*15



+VCCGT  
470uF\*1  
330uF\*1  
47uF\*9  
22uF\*26  
1uF\*6  
.1uF\*15



+VCCSA  
47uF\*3  
22uF\*9  
.1uF\*2



## Version Change List ( P. I. R. List )

Page 1

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	60	CHARGER	2017/01/09	Compal_PWR	Modify ILMT.	1. Change PR714 from 20K(8) Ohm to 20K Ohm. 2. Change PR715 from 1.17K(8) Ohm to 5.76K Ohm	0.1
2	69	+1.35VRAM	2017/01/09	Compal_PWR	For BOM control	1. Add PR812 of 35.7k Ohm for S6G8 2. Add PR812 of 35.7k Ohm for H6G8 3. Add PR812 of 47.5k Ohm for M6G8	0.1
3	65	+1.8VGSP	2017/01/09	Compal_PWR	For EE request to add capacitor for avoiding noise	1. Change PC18V09 form 0.1u(8)F to 0.1uF.	0.1
4	61,64	+3/+5VALWP & +1VALWP	2017/02/13	Compal_PWR	Avoid to use Samsung Capcitor in common part, change to independent P/N.	1. Change PC103,PC104,PC301,PC302,PC307,PC308 from SE000000QK00 to SE000000QK01	0.1
5	67	VGA_UP9511	2017/02/17	Compal_PWR	Avoid 5VCC leakage issue, so we amplify the divider resistance	1. Change PR6000 form 10K Ohm to 100K Ohm 2. Change PR6006 from 91K Ohm to 910K Ohm	0.1
6	59	DCIN / BATT CONN /OTP	2017/02/22	Compal_PWR	Follow EE's request,use the same part with EE.	1. Change PQ6 from SB000000DH00 to SB000000ZU00 2. Change PQ7 from SB000000I700 to SB000000ZU00	0.1
7	59,60	DCIN / BATT CONN /OTP & Charger	2017/03/02	Compal_PWR	Follow Dell & EC request,change I_AD P 's net name.	1. Change net name from I_AD P to I_AD P_R	0.1
8	60	Charger	2017/03/03	Compal_PWR	Before EC program,AC_DIS is floating. Avoid the signal forcing PQ708 open quickly, add pull down resistor on AC_DIS signal.	1. add PR734 100K Ohm on signal AC_DIS	0.1
9	66	+1.0VS_VGA	2017/03/03	Compal_PWR	Follow EE's request,change enable signal.	1. Change net name from NVVDD1_EN to PEX_VDD_EN.	0.1
10	60	Charger	2017/03/06	Compal_PWR	Follow sourcer request,change PD part.	1. Change PD700 from SCS000005400 to SCS000003800.	0.1
11	69	+1.35VRAM	2017/03/07	Compal_PWR	The VRAM voltage will switch between 1.5V and 1.35V, there will be a overshoot voltage.To solve this issue, we add 1K ohm and 47nF.	1. Change PR810 from 0 ohm to 1K ohm 2. add 47nF PC813 from PQ802 gate to source.	0.1
12	65	+1.8VGSP	2017/03/14	Compal_PWR	Follow EE's request,modify output voltage to solve 1.8VS drop test.	1. Change PR18V02 from 20K ohm to 20.5K ohm	0.1
13	61	+3/+5VALWP	2017/03/14	Compal_PWR	Follow EE's request,modify output voltage to solve TypeC VBUS drop test.	1. Change PR301 from 15K ohm to 15.4K ohm	0.1
14	69	+1.35VRAM	2017/03/14	Compal_PWR	The VRAM voltage will switch between 1.5V and 1.35V, there will be a overshoot voltage.To solve this issue, we add 49.9 ohm and 1.5nF.	1. add PC814 and PR815 parallel with PR807.	0.1
15	69	+1.35VRAM	2017/03/14	Compal_PWR	Avoid the mos PQ802 won't open,so we change the lower Vth 's Mos (Vth=1.5V)	1.Change PQ802 from SB000000ST00 to SB000000T000.	0.1
16	59	DCIN / BATT CONN /OTP	2017/03/16	Compal_PWR	Dell request us to change PD1 's position.	1.Change PD1's Pin2 from PSID-0 to PSID.	0.1
17	71	VCORE-ISL95829	2017/03/20	Compal_PWR	After CPU VRTT Test,we tune some resistor&capcitor.	1. Change PR5041 from 267 ohm to 287 ohm. 2. Change PC5031 from 4700 pF to 2200 pF. 3. Change PR5051 from 4.87K ohm to 3.65K ohm. 4. Change PC5034 from 470 pF to 100 pF. 5. Change PC5018 from 33 nF to 68 pF.	0.1
18	69	+1.35VRAM	2017/03/23	Compal_PWR	Because FBVDDQ transient noise issue,so we follow EE's request,remove 220uF*1 output cap.	1. Change PC811 220uF to 220uF(8)	0.1

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2013/10/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NOTE
Size				Document Number
Date: Tuesday, July 25, 2017				Sheet 76 of 77

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	73	VCORE_+VCCGT_+VCCSA	2017/05/05	Compal_PWR	Because VCCSA's Choke DCR value would impact VRTT test result, so we choose SH000015M00 and SH000015P00 with same DCR value as main and 2nd source.	1. Change PL5203 from SH00000T500 to SH000015M00.	0.2
2	61	+3VALWP	2017/05/08	Compal_PWR	Modify +3VALWP OCP resistor.	1. Change PR304 from 8.87K ohm to 6.19K ohm.	0.2
3	69	+1.35VRAM	2017/05/08	Compal_PWR	Modify +1.35VRAM OCP resistor.	1. Change PR802 from 30.9K ohm to 42.2K ohm.	0.2
4	71	VCORE_ISL95829	2017/05/08	Compal_PWR	Modify VCCSA IMON resistor.	1. Change PR5024 from 1.27K ohm to 1.1K ohm.	0.2
5	59	DCIN	2017/05/08	Compal_PWR	Because DC-IN Cable is hard to plug and pull, we change dc-in beed from 2 pcs to 3 pcs.	1. Change PL1/PL2 from SM010008E10 to SM01000C000. 2. Add PL6=SM01000C000.	0.2
6	59	DCIN	2017/05/10	Compal_PWR	Adjust the battery unplug prohot delay time.	1. Change PC12 from 1uF to 0.1uF.	0.2
7	59	DCIN / BATT CONN / OTP	2017/05/11	Compal_PWR	Add another circuit to pull down the GPU power level.	1. Add PC16 0.1uF 2. Add PQ9=SB000000ST00. 3. Add PR34 0 ohm. 4. Add PR35 100Kohm.	0.2
8	59~74	All page	2017/06/22	Compal_PWR	For schematic cost down	1.Change PR721,PR706,PR723,PR730,PR733,PR6069,PR315,PR6051,PR6070,PR6035,PR5028,PR814,PR5011,PR6021,PR6018,PR101,PR103,PR5129,PR5213,PR705,PR732,PR5117,PR6026,PR5006,PR5102,PR731,PR5023,PR6060,PR727,PR6041,PR6045,PR5202,PR5215,PR4007,PR5020,PR5114,PR4003,PR5000,PR5005,PR5008,PR5224,PR5204,PR312,PR4010,PR5223,PR5009,PR5104,PR10V4,PR24,PR18V00,PR209,PR311,PR25,PR5126,PR211,PR25V00,PR18V07,PR6053,PR34 from 0 ohm to shortpad.	1.0
9	69	+1.35VRAM	2017/06/22	Compal_PWR	The VRAM voltage will switch between 1.5V and 1.35V, there will be a overshoot voltage.To solve this issue, we add 49.9 ohm and 820pF.	1. add PC814 and PR815 parallel with PR807.	1.0
10	69	+1.35VRAM	2017/07/11	Compal_PWR	Modify OCP resistor.	1.Change from 42.2Kohm to 30.9Kohm.	1.0
11	61	+5VALWP	2017/07/11	Compal_PWR	Modify OCP resistor.	1 Change from 16.5Kohm to 10.5Kohm.	1.0
12				Compal_PWR			
13				Compal_PWR			
14				Compal_PWR			
15				Compal_PWR			
16				Compal_PWR			
17				Compal_PWR			

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2013/10/28	Title	NOTE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, July 25, 2017
				Sheet	77 of 77
				Rev	0.4(202)
				LA-E992P	